eZ80 docs
Toggle Dark/Light/Auto mode Toggle Dark/Light/Auto mode Toggle Dark/Light/Auto mode Back to homepage
  1. Welcome to eZ80 docs!
  2. /
  3. Instructions
  4. /
  5. Rotate and Shift
Edit page

Rotate and Shift

RL

The value in reg8 is rotated left by one bit position. Bit 7 is then copied into the carry flag and the previous contents of the carry flag are copied into bit 0 of reg8. Also includes 1R + 1W + 1 cycle if reg8 is (hl).

  • Opcode: 11001011 00010 reg8
    Register Bit Field
    a 111
    b 000
    c 001
    d 010
    e 011
    h 100
    l 101
    (hl) 110
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 7 of reg8
  • Cycles: 2F

The 8-bit value pointed to by regi + ofs8 is rotated left by one bit position. Bit 7 is then copied into the carry flag and the previous contents of the carry flag are copied into bit 0 of the value pointed to by regi + ofs8.

  • Opcode: regi 11001011 ofs8 00010110
    Index Bit Field
    ix 11011101
    iy 11111101
  • Bytes: 4
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 7 of the value pointed to by regi + ofs8
  • Cycles: 4F + 1R + 1W + 1

RLA

The value in a is rotated left by one bit position. Bit 7 is then copied into the carry flag and the previous contents of the carry flag are copied into bit 0 of a.

  • Opcode: 00010111
  • Bytes: 1
  • Flags:
    • H: Reset
    • N: Reset
    • C: Data from bit 7 of a
  • Cycles: 1F

RLC

The value in reg8 is rotated left by one bit position. Bit 7 is then copied into the carry flag and is copied into bit 0 of reg8 as well. Also includes 1R + 1W + 1 cycle if reg8 is (hl).

  • Opcode: 11001011 00000 reg8
    Register Bit Field
    a 111
    b 000
    c 001
    d 010
    e 011
    h 100
    l 101
    (hl) 110
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 7 of reg8
  • Cycles: 2F

The 8-bit value pointed to by regi + ofs8 is rotated left by one bit position. Bit 7 is then copied into the carry flag and is copied into bit 0 of the value pointed to by regi + ofs8 as well.

  • Opcode: regi 11001011 ofs8 00000110
    Index Bit Field
    ix 11011101
    iy 11111101
  • Bytes: 4
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 7 of the value pointed to by regi + ofs8
  • Cycles: 4F + 1R + 1W + 1

RLCA

The value in a is rotated left by one bit position. Bit 7 is then copied into the carry flag and is copied into bit 0 of a as well.

  • Opcode: 00000111
  • Bytes: 1
  • Flags:
    • H: Reset
    • N: Reset
    • C: Data from bit 7 of a
  • Cycles: 1F

RLD

The contents of the low-order four bits of the 8-bit value pointed to by hl are copied into the high-order four bits of the 8-bit value pointed to by hl. The CPU then copies the previous contents of the high-order four bits of the 8-bit value pointed to by hl into the low-order four bits of a. Finally, the previous contents of the low-order four bits of a are copied into the low-order four bits of the value pointed to by hl.

  • Opcode: 11101101 01101111
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
  • Cycles: 2F + 1R + 1W + 1

RR

The value in reg8 is rotated right by one bit position. Bit 0 is then copied into the carry flag and the previous contents of the carry flag are copied into bit 7 of reg8. Also includes 1R + 1W + 1 cycle if reg8 is (hl).

  • Opcode: 11001011 00011 reg8
    Register Bit Field
    a 111
    b 000
    c 001
    d 010
    e 011
    h 100
    l 101
    (hl) 110
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of reg8
  • Cycles: 2F

The 8-bit value pointed to by regi + ofs8 is rotated right by one bit position. Bit 0 is then copied into the carry flag and the previous contents of the carry flag are copied into bit 7 of the value pointed to by regi + ofs8.

  • Opcode: regi 11001011 ofs8 00011110
    Index Bit Field
    ix 11011101
    iy 11111101
  • Bytes: 4
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of the value pointed to by regi + ofs8
  • Cycles: 4F + 1R + 1W + 1

RRA

The value in a is rotated right by one bit position. Bit 0 is then copied into the carry flag and the previous contents of the carry flag are copied into bit 7 of a.

  • Opcode: 00011111
  • Bytes: 1
  • Flags:
    • H: Reset
    • N: Reset
    • C: Data from bit 0 of a
  • Cycles: 1F

RRC

The value in reg8 is rotated right by one bit position. Bit 0 is then copied into the carry flag and is copied into bit 7 of reg8 as well. Also includes 1R + 1W + 1 cycle if reg8 is (hl).

  • Opcode: 11001011 00001 reg8
    Register Bit Field
    a 111
    b 000
    c 001
    d 010
    e 011
    h 100
    l 101
    (hl) 110
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of reg8
  • Cycles: 2F

The 8-bit value pointed to by regi + ofs8 is rotated right by one bit position. Bit 0 is then copied into the carry flag and is copied into bit 7 of the value pointed to by regi + ofs8 as well.

  • Opcode: regi 11001011 ofs8 00001110
    Index Bit Field
    ix 11011101
    iy 11111101
  • Bytes: 4
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of the value pointed to by regi + ofs8
  • Cycles: 4F + 1R + 1W + 1

RRCA

The value in a is rotated right by one bit position. Bit 0 is then copied into the carry flag and is copied into bit 7 of a as well.

  • Opcode: 00001111
  • Bytes: 1
  • Flags:
    • H: Reset
    • N: Reset
    • C: Data from bit 0 of a
  • Cycles: 1F

RRD

The contents of the low-order four bits of the 8-bit value pointed to by hl are copied into the low-order four bits of a. The CPU then copies the previous contents of the low-order four bits of a into the high-order four bits of the 8-bit value pointed to by hl. Finally, the previous contents of the high-order four bits of the 8-bit value pointed to by hl are copied into the low-order four bits of the value pointed to by hl.

  • Opcode: 11101101 01100111
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
  • Cycles: 2F + 1R + 1W + 1

SLA

The 8-bit value in reg8 is shifted left by one bit. Bit 7 is stored in the carry flag, and 0 is stored in bit 0. Also includes 1R + 1W + 1 cycle if reg8 is (hl).

  • Opcode: 11001011 00100 reg8
    Register Bit Field
    a 111
    b 000
    c 001
    d 010
    e 011
    h 100
    l 101
    (hl) 110
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 7 of reg8
  • Cycles: 2F

The 8-bit value pointed to by regi + ofs8 is shifted left by one bit. Bit 7 is stored in the carry flag, and 0 is stored in bit 0.

  • Opcode: regi 11001011 ofs8 00100110
  • Bytes: 4
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 7 of the value pointed to by regi + ofs8
  • Cycles: 4F + 1R + 1W + 1

SRA

The 8-bit value in reg8 is shifted right by one bit. Bit 0 is stored in the carry flag, and bit 7 is unchanged. Also includes 1R + 1W + 1 cycle if reg8 is (hl).

  • Opcode: 11001011 00101 reg8
    Register Bit Field
    a 111
    b 000
    c 001
    d 010
    e 011
    h 100
    l 101
    (hl) 110
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of reg8
  • Cycles: 2F

The 8-bit value pointed to by regi + ofs8 is shifted right by one bit. Bit 0 is stored in the carry flag, and bit 7 is unchanged.

  • Opcode: regi 11001011 ofs8 00101110
  • Bytes: 4
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of the value pointed to by regi + ofs8
  • Cycles: 4F + 1R + 1W + 1

SRL

The 8-bit value in reg8 is shifted right by one bit. Bit 0 is stored in the carry flag, and 0 is stored in bit 7. Also includes 1R + 1W + 1 cycle if reg8 is (hl).

  • Opcode: 11001011 00111 reg8
    Register Bit Field
    a 111
    b 000
    c 001
    d 010
    e 011
    h 100
    l 101
    (hl) 110
  • Bytes: 2
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of reg8
  • Cycles: 2F

The 8-bit value pointed to by regi + ofs8 is shifted right by one bit. Bit 0 is stored in the carry flag, and 0 is stored in bit 7.

  • Opcode: regi 11001011 ofs8 00111110
  • Bytes: 4
  • Flags:
    • S: Affected as defined
    • Z: Affected as defined
    • H: Reset
    • P/V: Detects parity
    • N: Reset
    • C: Data from bit 0 of the value pointed to by regi + ofs8
  • Cycles: 4F + 1R + 1W + 1